Skip to content | Change text size

M O N A T A R

InfoTech Unit Avatar

CSE1101 Digital technology I

Chief Examiner

This field records the Chief Examiner for unit approval purposes. It does not publish, and can only be edited by Faculty Office staff

To update the published Chief Examiner, you will need to update the Faculty Information/Contact Person field below.

NB: This view restricted to entries modified on or after 19990401000000

Unit Code, Name, Abbreviation

CSE1101 Digital technology I []

Reasons for Introduction

Reasons for Introduction (08 Dec 2004, 10:42am)

CSE1101 is a recoding of an exisiting first-year BDigSys core unit "Digital Technology I" which had been previously coded as RDT1111 (and then DGS1111).

Role of Unit (08 Dec 2004, 10:44am)

The unit gives an introduction to digital logic design, and was the first in the 5 unit BdigSys digital core sequence of: Digital Technology 1, Digital Technology 2, Digital Design 1, Digital Design 2, and Digital Design 3. As an elective offering in BCompSci and BSoftEng, its value is to introduce computer hardware basics and provide a bridge to later units in Computer Architecture and Computer Organisation.

Objectives

Knowledge and Understanding (Cognitive Domain Objectives) (08 Dec 2004, 10:47am)

At the completion of the unit, the students should understand the operation and behaviour of the various logic gates which are the building blocks of digital logic circuits and be familiar with various number systems and representations common in the digital design and computing areas. They should have competence in the design and minimisation methods of combinational logic circuits of up to six input variables and be familiar with the combinational logic building blocks like decoders, multiplexers and the use of ROMs and other programmable logic devices (PLDs) to solve combinational logic problems. They should have a working knowledge of the laws of two-state Boolean Algebra, and be able to transform logic expressions into various standard forms. On the sequential logic front they should have knowledge of latches and flip-flops and be able to both design and analyse sequential circuits with a dozen or so states, inputs and outputs. They should be familiar with the state equation, the state table, and the state diagram representations of these circuits. They should be familiar with counters, registers, state machines and other manifestations of sequential logic circuits. On the practical side they should develop abilities in implementing circuits by wiring together commercially available integrated circuits. They will have an understanding of some real-world device behaviours not apparent in the simplified "blackboard world". They should have developed some skills in fault finding by constructing then testing a reasonable sequence of fault hypotheses.

Attitudes, Values and Beliefs (Affective Domain Objectives) (08 Dec 2004, 10:48am)

An objective here is to develop the belief that complex logic circuits can usually be partitioned into a number of smaller and understandable blocks. The "divide and conquer" approach can be applied outside of circuit analysis.

Practical Skills (Psychomotor Domain Objectives) (08 Dec 2004, 10:49am)

The practical programme of the unit involves both the uses of CAD logic design and simulation tools and the building of real circuits on prototype wiring boards. The first builds skills in the fast entry of design information into a CAD system. The second hones motor skills necessary for the fine placement of connecting wires and the planning and layout skills necessary for constructing complex systems requiring >100 connections.

Relationships, Communication and TeamWork (Social Domain Objectives) (08 Dec 2004, 10:49am)

The best I hope for here is to practice communicating technical ideas and information to others in an accurate and unambiguous way.

Unit Content

Recommended Reading (08 Dec 2004, 10:50am)

"Digital Design" by Morris M Mano, second edition 1991 (Prentice-Hall).

Teaching Methods

Mode (08 Dec 2004, 10:51am)

On-campus

Strategies of Teaching (08 Dec 2004, 10:52am)

Lectures

Tutorials

Practicals

Assignments(2)

Unit tests(3)

Teaching Methods Relationship to Objectives (08 Dec 2004, 10:52am)

Lectures: C1,C2,C3,C4

Tutorials: C1,C2,C3,C4,C5,A1,A2

Practicals: C1-C5,P1-P5

Assignments: C4,C5,C6,P7

Assessment

Strategies of Assessment (08 Dec 2004, 10:54am)

Writen examination (3 hours): 55%

Practical work (demos and reports): 30%
Tests, assignments and tutorial work: 15%

Assessment Relationship to Objectives (08 Dec 2004, 10:55am)

Examination and tests: C1 to C5

Practical work: P1 to P5

Tutorial work: C1 to C5, S1 to S3

Assignments: C1 to C6, P6 and P7

Workloads

Credit Points (08 Dec 2004, 10:55am)

6

Workload Requirement (08 Dec 2004, 10:57am)

Approx 120 - 150 hours total commitment for the semester.

Lectures: 26 hrs, Practicals: 36hrs, Tutes & tests: 12hrs, Prac prep/write up: 15 hrs, Assignments: 10hrs, Self-directed study: 20-50hrs

Resource Requirements

Lecture Requirements (08 Dec 2004, 10:57am)

Hi-Tech: 1 x 1hr/week, Low-Tech:(blackboards): 1 x 1hr/week

Tutorial Requirements (08 Dec 2004, 10:58am)

Small Low-Tech lecture theatre with blackboards: 4 x 1hr/week

Laboratory Requirements (08 Dec 2004, 10:59am)

Spacious computer lab needed, (eg Rm 138/63) with storage cupboards for extra equipment such as 5V power supplies and "DLT" interface boards. Computers to run Windows OS with network access. Machines need 25-pin printer port to allow the "Digital Logic Trainer" interface board to be connected.

Staff Requirements (08 Dec 2004, 11:00am)

Approx 1.5 EAS including lab demonstrators.

Software Requirements (21 Oct 2005, 1:04pm)

Digital Logic Training package "DLT.exe" (authored by P. Atkinson) served to Windows lab machines from Novell fileserver. Note under windows XP the I/O permissions bit map needs to be modified to allow user level 3 code direct access to the ports controlling the parallel printer port. Administrator level access to the lab machines is needed for this modification.

Teaching Responsibility (Callista Entry) (08 Dec 2004, 11:04am)

100% Computer Science and Software Engineering (or successor)

Interfaculty Involvement (08 Dec 2004, 11:05am)

None.

Interschool Involvement (08 Dec 2004, 11:05am)

None.

Other Resource Requirements (08 Dec 2004, 11:06am)

Approx 100Mb of space on an ITS filesever that can be managed by the unit coordinator to serve unit materials and recieve electronic design files submitted by students.

Prerequisites

Prerequisite Units (08 Dec 2004, 11:07am)

There are no prerequisties for this unit.

Prerequisite Knowledge (08 Dec 2004, 11:08am)

Good knowledge of number principles from high school is helpful.

Corequisites (08 Dec 2004, 11:09am)

None.

Prohibitions (08 Dec 2004, 11:10am)

CFR1130, COT1130, GCO2812, ECE2701 and the variously coded reincarnations of itself: RDT1111, DGS1111, CSC1082, CSC2061, CSE1308, CSE2306

Alias Titles (08 Dec 2004, 11:11am)

CSE1308 and CSE2306

Level (08 Dec 2004, 11:13am)

1 (student's perception ~1.5)

Research Interest (08 Dec 2004, 11:14am)

The unit has no research training component.

Proposed year of Introduction (for new units) (08 Dec 2004, 11:19am)

First appearance as CSE1101 code was in semester one 1999, but similar content has been delivered under the same unit name (but with codes RDT1111 & DGS1111) since about 1993.

Frequency of Offering (08 Dec 2004, 11:23am)

S1. I understand the CSE1101 coded version of the unit will not be offerred from 2005 onwards.

Enrolment (08 Dec 2004, 11:21am)

From 1998 to 2003 it varied beteen 130 - 170 (including all alias code enrolments). In 2004 with no BDigSys intake the enrolment was approx 85 students.

Location of Offering (08 Dec 2004, 11:24am)

Clayton. (Caulfield pre 1993)

Faculty Information

Proposer

P Atkinson

Unit Coordinator (08 Dec 2004, 11:25am)

P. Atkinson

Approvals

School:
Faculty Education Committee:
Faculty Board:
ADT:
Faculty Manager:
Dean's Advisory Council:
Other:

Version History

07 Dec 2004 Peter Atkinson
08 Dec 2004 Peter Atkinson Updated avatar entry from the original skeleton created by jah. No significant changes since that time but update needed for an (over)due unit review.
17 Oct 2005 David Sole Added Software requrirements template
21 Oct 2005 David Sole Updated requirements template to new format

This version: